

## **Design Example Report**



## **Summary and Features**

- Ultra-compact design for 800  $V_{DC}$  BEV automotive applications
- Low component count design (60 total components)
- Wide range input from 30  $V_{DC}$  to 1000  $V_{DC}$
- Reinforced 1000 V isolated transformer (IEC-60664-1 and IEC-60664-4 compliant)
- ≥80 % efficiency across input voltage range
- Secondary-side regulated output
- Ambient operating temperature from -40 °C to 105 °C
- Fully fault protected including output current limit and short-circuit protection

## **Table of Contents**





## **Disclaimer:**

The statements, technical information and recommendations contained herein are believed to be accurate as of the date hereof. All parameters, numbers, values and other technical data included in the technical information were calculated and determined to our best knowledge in accordance with the relevant technical norms (if any). They may base on assumptions or operational conditions that do not necessarily apply in general. We exclude any representation or warranty, express or implied, in relation to the accuracy or completeness of the statements, technical information and recommendations contained herein.

No responsibility is accepted for the accuracy or sufficiency of any of the statements, technical information, recommendations, or opinions communicated and any liability for any direct, indirect or consequential loss or damage suffered by any person arising therefrom is expressly disclaimed.



## **Introduction**  $\mathbf{1}$

This engineering report describes a 10 W single output automotive emergency power supply. It is intended for use in 800 V battery system electric vehicles supporting an ultrawide input range of 30  $V_{DC}$  to 1000  $V_{DC}$ . This design utilizes the 1700 V rated INN3947CQ from the InnoSwitch3-AQ family of IC's in a flyback converter configuration.

The design provides reinforced isolation between the primary (high-voltage input) and secondary (output) sides by observing the creepage and clearance requirements as indicated in IEC-60664 parts 1 and 4.

The report contains the power supply specification, schematic diagram, printed circuit board layout, bill of materials, magnetics specifications, and performance data.



**Figure 1 –** Populated Circuit Board Photograph, Entire Assembly.



**Figure 2 –** Populated Circuit Board Photograph - Top.





52 mm board width

120 mm board length **Figure 3 –** Populated Circuit Board Photograph - Bottom.



**Figure 4 –** Populated Circuit Board Photograph - Side.

The design can deliver the full 10 W output power up to 105 °C ambient temperature over the entire 30  $V_{DC}$  to 1000  $V_{DC}$  input voltage range. The 7.5 V output is typically configured to provide a redundant supply should the vehicle 12 V system supplying the traction inverter fail. This is a common requirement to meet functional safety by allowing the inverter to provide active short-circuit, active discharge and reporting functions.

The InnoSwitch3-AQ IC maintains necessary regulation by directly sensing the output voltage and providing fast, accurate feedback to the primary-side via FluxLink™. Secondary-side control also enables the use of synchronous rectification improving the overall efficiency compared to diode rectification thus saving cost and space by eliminating heat sinking.



## **Design Specification**  $\overline{2}$

The following tables below represents the minimum acceptable performance of the design. Actual performance is listed in the results section.

### $2.1$ Electrical Specifications



**Table 1 –** Electrical Specifications.





## $2.2$ Isolation Coordination

**Table 2 –** Isolation Coordination<sup>1</sup>.

### $2.3$ Environmental Specifications



**Table 3 –** Environmental Specifications.

<span id="page-6-0"></span><sup>&</sup>lt;sup>1</sup> Clearance and creepage distances are derived from IEC 60664-1 and IEC 60664-4



## **Schematic** 3



**Figure 5 –** DER-946Q Schematic Diagram.



## **Circuit Description** 4

#### $4.1$ Input Filter

The automotive inverter environment is harsh, characterized by high dv/dt and di/dt from the switching action of the power modules. Large common mode currents are generated across the isolation barrier of the power supply which in turn can interfere with both the power supply operation, other inverter blocks and measurement signal integrity. The input common mode choke L1 together with the bypass capacitors C1 to C3 and C22 to C24 helps filter unwanted noise and prevents them from affecting the overall performance of the design.

Common mode inductor L1 was selected such that the reference board would be able to withstand the Power Integrations' internal "Resistance to ripple on high voltage network" test. The test injects high frequency ripple on the high-voltage input to simulate the actual DC link capacitor ripple in a traction inverter. The final value of L1 will depend on the final design or application requirement. The higher the noise, the higher the inductance of L1 should be. However, consideration should be given between inductance value and the DC resistance (DCR) which has an impact on the overall efficiency of the design.

Capacitor C1 to C3 and C22 to C24 bypass capacitors were selected so as not to exceed 65% of their voltage rating as well as to maintain enough pad-to-pad distance to meet creepage and clearance requirements.

#### $4.2$ High-Voltage Side Circuit

The design uses a flyback converter to provide an isolated low-voltage output from the high-voltage input. One end of the flyback transformer T1 primary winding is connected to the high-voltage DC input while the other end is connected to the drain terminal of the integrated 1700 V power MOSFET inside the INN3947CQ IC1.

Primary clamp circuit formed by diodes D1, D2, resistors R2, R3, and R4 and capacitors C4, C5, C6 limits the peak drain-source voltage of IC1 at the instant the switch inside IC1 turns off. As compared with the traditional RCD clamp, two surface mount AEC-Q qualified diodes were used in series to meet the creepage and clearance requirements as well as to ensure that the voltage across each diode would not exceed 70% of their rating. The resistor network helps to dissipate the energy stored in the leakage reactance of transformer T1. Snubber resistors were selected such that 80% of their voltage rating would not be exceeded while maintaining power dissipation of below 50%. Cooling area for the snubber resistors were also considered to ensure operating temperature would be at acceptable level.

The IC is self-starting, using an internal high-voltage current source to charge the BPP pin capacitor C9 when the DC input voltage is first applied. INN3947CQ is guaranteed to startup from 30 V but typically will start below this level.



During normal operation, the primary-side block is powered by the auxiliary winding of transformer T1. The output of the auxiliary winding is rectified using diode D3 and filtered using capacitors C7 and C8. Resistor R5 limits the BPP pin current of IC1 to a value enough for normal operation without incurring excessive losses.

In this design the input primary under and overvoltage features were disabled by connecting the V pin to source. This approach does not require the voltage sensing resistor chain used in setting the under or overvoltage feature of IC1 thus saving cost and space. However, with no undervoltage feature the output may fail to reach regulation at voltages  $<$  40 V<sub>DC</sub> with high output load current, causing the output to rise but fail to reach regulation (hiccup). The timing is determined by the auto-restart feature, giving a 50 ms start-up attempt followed by a 2 s off time.

If this is not acceptable on the target design or application, then the undervoltage feature can be implemented. Please refer to the data sheet for the recommended circuit and design guide.

### $4.3$ Low-Voltage Side Circuit

The secondary-side of the INN3947CQ provides output voltage, output current sensing and gate drive for the MOSFET providing synchronous rectification (SR). The voltage across the secondary winding of the transformer T1 is rectified by the synchronous rectifier MOSFET Q1 and filtered by polymer capacitors C15 and C17. High frequency ringing during switching is reduced by the RC snubber formed by resistors R7, R8 and capacitor C13.

Switching of Q1 is controlled by the secondary-side controller inside IC1. Control is based on the winding voltage sensed by the FWD pin via resistor R6. Capacitor C10 reduces voltage spike on the FWD pin to ensure that voltage seen by this pin won't exceed its maximum rating of 150 V.

In continuous conduction mode operation, the primary-side power MOSFET is turned off just prior to the secondary-side controller commanding a new switching cycle from the primary. In discontinuous mode the SR MOSFET is turned off when the voltage drop across it falls below a certain threshold of approximately  $V_{SR(TH)}$ . Secondary-side control of the primary-side power MOSFET avoids any possibility of cross conduction of the two switches and ensures reliable synchronous rectifier operation.

The secondary-side of the IC is self-powered from either the secondary winding forward voltage (thru R6 and the FWD pin) or by the output voltage (thru the VOUT pin). In both cases, energy is used to charge the decoupling capacitor C14 via an internal regulator.

Resistors R10 and R11 form a voltage divider network that senses the output voltage. The INN3947CQ IC has an FB pin internal reference of 1.265 V. Capacitor C11 provides decoupling from high frequency noise affecting power supply operation. C16 and R12 form



a feedforward network to speed up the feedback response time and lower the output ripple.

Output current is sensed by monitoring the voltage drop across resistor R13. The resulting current measurement is filtered with the decoupling capacitor C12 and monitored across the IS and SECONDARY GROUND pins. An internal current sense threshold of around 35 mV is used to reduce losses. Once the threshold is exceeded, the INN3947CQ IC1 will enter auto-restart (AR) operation until the load current is reduced below threshold.

### 4.4 Diagnostic Circuit

As the design will be mainly used as an emergency power supply, the design is mainly kept unloaded but must be ready to be used anytime. A diagnostic circuit is provided as a way for the system to perform self-test to check if the emergency power supply is functional or not.

An additional interface for the diagnostic circuit was added, namely: PGOOD\_DETECT and PSU\_CHECK. PSU\_CHECK is an input signal from the system's microcontroller (3.3 V to 5 V, maximum of 8 V) used to query if the unit is functional. It drives MOSFET Q3 through resistors R15 and R17. When PSU\_CHECK is HIGH, Q3 conducts and the REF pin of IC2, a TL431, is pulled low. A maximum of 0.5 W is loaded to the output via the parallel resistors R16, R18, R19, R20, and R22. Conversely, when PSU\_CHECK is LOW the REF pin of IC2 is fed with the 7.5 V output voltage. R21 limits the current and C21 filters the signal to IC2's REF pin.

PGOOD\_DETECT is an open collector output which must be pulled up externally (maximum of 36 V). When the REF pin of IC2 is set to HIGH (7.5 V from the main output), PGOOD DETECT is pulled low to approximately 2 V. A pull up resistor should be selected to provide at least 1 mA. When the REF pin of IC2 is set LOW, IC2 does not conduct and PGOOD\_DETECT is set to  $V_{CC}$  (pull up voltage provided). In summary, a PGOOD\_DETECT LOW signal indicates that the unit is functional and ready to use while a HIGH signal indicates that the unit is not serviceable.



## 5 **PCB Layout**







**Figure 6 –** DER-946Q PCB Layout.





**Figure 7 –** DER-946Q PCB Assembly (Top).









## **Bill of Materials** 6

Item	Qty	<b>Designator</b>	<b>Description</b>	<b>MFR Part Number</b>	<b>Manufacturer</b>
$\mathbf{1}$	6	C1, C2, C3, C22, C23, C24	Multilayer Ceramic Capacitors MLCC - SMD/SMT 500 V 0.068 µF X7R 1206 10% AEC-Q200	C1206C683KCRACAUTO	<b>KEMET</b>
2	3	C4, C5, C6	Multilayer Ceramic Capacitors MLCC - SMD/SMT CGA 1206 450 V 0.01 µF C0G 5% AEC-Q200	CGA5L4C0G2W103J160AA	<b>TDK</b>
3	2	C7, C8	Multilayer Ceramic Capacitors MLCC - SMD/SMT 1206 50 VDC 10 μF 10% X7R AEC-Q200	CGA5L1X7R1H106K160AE	<b>TDK</b>
$\overline{4}$	1	C <sub>9</sub>	Multilayer Ceramic Capacitors MLCC - SMD/SMT CGA 0603 25 V 0.47 µF X7R 10% AEC-Q200	CGA3E3X7R1E474K080AB	<b>TDK</b>
5	$\mathbf{1}$	C10	Multilayer Ceramic Capacitors MLCC - SMD/SMT CGA 1206 630 V 330 pF C0G 5% AEC-Q200	CGA5C4C0G2J331J060AA	<b>TDK</b>
6	$\overline{2}$	C11, C12	Multilayer Ceramic Capacitors MLCC - SMD/SMT 50 V 330 pF C0G 0402 5% AEC-Q200	AC0402JRNPO9BN331	<b>YAGEO</b>
7	$\mathbf{1}$	C13	Multilayer Ceramic Capacitors MLCC - SMD/SMT 1206 630 V 680 pF 5% C0G AEC-Q200	CGA5F4C0G2J681J085AA	<b>TDK</b>
8	$\mathbf{1}$	C14	Multilayer Ceramic Capacitors MLCC - SMD/SMT 0805 25 V 2.2 µF 10% X7R AEC-Q200	TMK212B7225KGHT	Taiyo Yuden
9	2	C <sub>15</sub> , C <sub>17</sub>	Polymer Aluminum Capacitors - 25 V 560 µF 20% AEC-Q200	B40921A5567M000	<b>TDK</b>
10	$\overline{2}$	C16, C21	Multilayer Ceramic Capacitors MLCC - SMD/SMT 0402 25 V 0.01 µF 10% X7R AEC-Q200	CGA2B2X7R1E103K050BA	<b>TDK</b>
11	$\mathbf{1}$	C19	Multilayer Ceramic Capacitors MLCC - SMD/SMT 0603 25 V 0.1 μF 10% X7R AEC-Q200	CGA3E2X7R1E104K080AA	<b>TDK</b>
12	$\mathbf{1}$	C <sub>20</sub>	Rectifiers 1000 V 1.5 A High Efficiency Rectifier	<b>HMK316B7474KLHT</b>	Taiyo Yuden
13	2	D1, D2	Diode Standard 200 V 225 mA (DC) SMT SOD- 123	NRVUS2MA	On Semi
14	$\mathbf{1}$	D <sub>3</sub>	Diode Schottky 20 V 350 mA (DC) SMT SOD- 323	BAS21GWX	Nexperia
15	$\mathbf{1}$	D <sub>5</sub>	Schottky Diodes & Rectifiers 5 µA 20 V 15 A <b>IFSM</b>	SBR0240LPW-7B	Diodes, Inc.
16	$\mathbf{1}$	D <sub>6</sub>	Schottky Diodes & Rectifiers If 1 A Vrrm 100 V	BZT52C5V1-13-F	Diodes, Inc.
17	$\mathbf{1}$	IC1	CV/CC QR Flyback Switcher IC with Integrated 1700 V Switch and FluxLink Feedback for <b>Automotive Applications</b>	<b>INN3947CQ</b>	Power Integrations
18	1	IC <sub>2</sub>	Voltage References 2.495 VIN ADJ Shunt	TL431MFDT,215	Nexperia
19	$\mathbf{1}$	J1	TERM BLOCK 1POS SIDE ENTRY SMD	SM99S01VBNN04G7	METZ CONNECT
20	$\mathbf{1}$	J2	TERM BLOCK 1POS SIDE ENTRY SMD	SM99S01VBNN00G7	<b>METZ CONNECT</b>
21	$\mathbf{1}$	J3	TERMI-BLOCK SMD MOUNT 180_4P_3.81	2383945-4	<b>TE Connectivity</b>
22	$\mathbf{1}$	L1	<b>Input Common Mode Choke</b>	CM6518-AL	Coilcraft
23	$\mathbf{1}$	Q1	N-Channel MOSFET: 150 V 9.4 A PowerDI5060- 8	DMT15H017LPS-13 <sup>2</sup>	Diodes, Inc.
24	$\mathbf{1}$	Q3	N-Channel MOSFET: 30 V 400 mA SOT-23	NX3008NBK,215	Nexperia
25	$\mathbf{1}$	R1	Thick Film Resistors - SMD 51 $\Omega$ ¼ W 1206 5% <b>AEC-Q200</b>	AC1206JR-0751RL	<b>YAGEO</b>
26	3	R2, R3, R4	Thick Film Resistors - SMD 1206 62 k $\Omega$ 1/4 W 5% AEC-Q200	ERJ-8GEYJ623V	Panasonic
27	$\mathbf{1}$	R5	Thick Film Resistors - SMD 0402 $1/16$ W 6.8 $k\Omega$ 5%	CRCW04027K50JNED	Vishay
28	$\mathbf{1}$	R <sub>6</sub>	Thick Film Resistors - SMD 100 $\Omega$ 100 mW 0603 1% AEC-Q200	AC0603FR-13100RL	YAGEO
29	2	R7, R8	Thick Film Resistors - SMD 56 $\Omega$ ¼ W 1206 5% AEC-Q200	AC1206JR-0756RL	YAGEO
30	$\mathbf{1}$	R9	Thick Film Resistors - SMD 4.7 $\Omega$ 1/8 W 0805 5% AEC-Q200	AC0805JR-074R7L	YAGEO

<span id="page-14-0"></span><sup>2</sup> DMT15H017LPS-13 is qualified for AEC-Q101 reliability test only but not fully qualified for all AEC-Q criteria

# $\frac{1}{10}$  DER-946Q 10 W InnoSwitch3-AQ INN3947CQ 22-Jul-22



Table 4 – DER-946Q Bill of Materials<sup>3</sup>.

<span id="page-15-0"></span><sup>&</sup>lt;sup>3</sup> All components are AEC-Q qualified except connectors, T1 and L1.



## **Transformer Specification (T1)**  $\overline{7}$

## $7.1$ Electrical Diagram



**Figure 9 –** Transformer Electrical Diagram.

#### $7.2$ Electrical Specifications



**Table 5 –** Transformer (T1) Electrical Specifications.



## $7.3$ Transformer Build Diagram



**Figure 10 –** Transformer Build Diagram.

## $7.4$ Material List

<span id="page-17-4"></span><span id="page-17-3"></span><span id="page-17-2"></span><span id="page-17-1"></span><span id="page-17-0"></span>

**Table 6 –** Transformer (T1) Material List.



## $7.5$ Winding Instructions





























## **Transformer Design Spreadsheet**













**Table 7 –** DER-946Q PIXls Spreadsheet.



## **Performance Data** 9

**Note:** 1. Measurements were taken with the unit under test set-up inside a thermally controlled High Voltage (HV) box.

2. For data points showing performance across varying input line voltages and output load currents, unit under test was soaked at full load condition for at least 5 min. for every change in the input voltage during the start of every test sequence. Also, for every loading condition, unit under test was soaked for at least 20 s before measurements were taken.



**Figure 11 –** Thermal Set-up Inside High-Voltage Box.



### $9.1$ No-Load Input Power

[Figure](#page-28-0) 12 shows the test set up diagram for no load input current acquisition. The voltage metering point is place before the ammeter; this is done to prevent the voltage sensing bias current from affecting the input current measurement. The ammeter used was Tektronix DMM 4050 6-1/2 Digit Precision Multimeter.



**Figure 12 -** No-Load Input Power Measurement Diagram.

<span id="page-28-0"></span>The unit was soaked for ten minutes before starting data averaging of fifty thousand samples over a period of one minute. Analog filtering is also enabled to improve measurement accuracy.



**Figure 13 –** No-Load Input Power vs. Input Voltage.



## $9.2$ **Efficiency**

### $9.2.1$ Line Efficiency

Line efficiency describes how the change in input voltage affects the overall efficiency of the unit



**Figure 14 –** Full Load Efficiency vs. Input Line Voltage.



## $9.2.2$ Load Efficiency

Load efficiency describes how the change in output loading conditions affect the overall efficiency of the unit.

 $9.2.2.1$ Efficiency vs. Load at 105 °C Ambient



**Figure 15** – Efficiency vs. Load at Different Input Voltages (105 °C Ambient).





 $9.2.2.2$ Efficiency vs. Load at 25 °C Ambient

**Figure 16** – Efficiency vs. Load at Different Input Voltages (25 °C Ambient).





## $9.3$ Output Line and Load Regulation at 105 °C Ambient

**Figure 17** – Output Regulation vs. Load at Different Input Voltages (105 °C Ambient).





## Output Line and Load Regulation at 25 °C Ambient 9.4

**Figure 18 –** Output Regulation vs. Load vs. Line Voltage (25 °C Ambient).



## **Thermal Performance**

## Thermal Data at 105 °C Ambient Temperature  $10.1$

The unit was placed inside a temperature-controlled oven and soaked for at least 1 hour to allow component temperatures to settle.



Figure 11 shows the set-up for thermal measurement.



<span id="page-35-0"></span>

**Table 8 –** Thermals Data at 105 °C at Different Input Voltages.





<span id="page-35-1"></span><sup>&</sup>lt;sup>4</sup> Increasing the cooling area in the actual design or having a provision for heatsink or thermal pad between source pad and thermal area of the device and the enclosure is recommended.



## 10.2 Thermals Data at 25 °C Ambient Temperature

The following thermal scans are captured using a Fluke thermal imager after soaking for at least 1 hour in an enclosure to minimize effect of air flow.



**Table 9 –** Thermals Data at 25 °C at Different Input Voltages.





**Figure 20 –** Top PCB (Left) and Bottom PCB (Right) Thermal Scans at 30 V Input.



**Figure 21 –** Top PCB (Left) and Bottom PCB (Right) Thermal Scans at 800 V Input.





**Figure 22 –** Top PCB (Left) and Bottom PCB (Right) Thermal Scans at 1000 V Input.



## **Waveforms**

## 11.1 Start-Up Waveforms

#### $11.1.1$ 25 °C Ambient Temperature

The following measurements were taken by hot plugging-in the unit under test to a DC link capacitor fully charged<sup>[5](#page-38-0)</sup> to a test input voltage of  $H V +$ .

 $11.1.1.1$ Output Voltage and Current



<span id="page-38-0"></span><sup>5</sup> Inrush current was limited by adding a 10 Ω series resistor between the DC link capacitor and the unit under test





## **Figure 25 –** Output Voltage and Current. 1000 V<sub>DC</sub>, 1.333 A Load.

CH1: HV+, 500 V / div. CH2:  $I<sub>OUT</sub>$ , 500 mA / div. CH3: V<sub>OUT</sub>, 2 V / div. Time: 200 ms / div.



#### 11.1.1.2 InnoSwitch3-AQ Drain Voltage and Current





#### $11.1.1.3$ SR FET Drain Voltage and Current





#### 11.1.2 - 40 °C Ambient Temperature

#### 11.1.2.1 InnoSwitch3-AQ Drain Voltage and Current



**Figure 32 –** INN3947CQ Drain Voltage and Current. 60 V<sub>DC</sub>, 1.333 A Load. CH1: HV+, 50 V / div. CH2: I<sub>D</sub>, 500 mA / div. CH3: V<sub>DS</sub>, 150 V / div. Time: 100 ms / div.



**Figure 33 –** INN3947CQ Drain Voltage and Current. 800 V<sub>DC</sub>, 1.333 A Load. CH1: HV+, 200 V / div. CH2:  $I_D$ , 2 A / div. CH3: V<sub>DS</sub>, 200 V / div. Time: 100 ms / div.



**Figure 34 –** INN3947CQ Drain Voltage and Current.

1000 V<sub>DC</sub>, 1.333 A Load. CH1: HV+, 500 V / div. CH2:  $I_D$ , 1 A / div. CH3:  $V_{DS}$ , 500 V / div. Time: 100 ms / div.



#### 11.1.2.2 SR FET Drain Voltage and Current



**Figure 35 –** SR FET Drain Voltage and Current. 60 V<sub>DC</sub>, 1.333 A Load.

CH1: HV+, 20 V / div. CH2:  $I_D$ , 5 A / div. CH3: V<sub>DS</sub>, 10 V / div. Time: 100 ms / div.







**Figure 37 –** SR FET Drain Voltage and Current.

1000 V<sub>DC</sub>, 1.333 A Load. CH1: HV+, 500 V / div. CH2:  $I_D$ , 10 A / div. CH3: V<sub>DS</sub>, 50 V / div. Time: 100 ms / div.



## 11.2 Steady-State Waveforms

- Switching Waveforms at 105 °C Ambient Temperature 11.2.1
- $11.2.1.1$ Normal Operation Component Stress



**Table 10 –** Summary of Critical Component Voltage Stresses at 105 °C Ambient Temperature







**Figure 39 –** InnoSwitch3-AQ and SR FET Drain Voltage. 60 V<sub>DC</sub>, 1.333 A Load, 105 °C Ambient. CH1: V<sub>Q1,VDS</sub>, 10 V / div. CH2: V<sub>IC1</sub>, v<sub>DS</sub>, 200 V / div. Time:  $20 \mu s / div$ .





#### $11.2.1.2$ Short-Circuit Response

The unit is tested by applying output short circuit during normal working conditions and then removing the short circuit to see if the unit will recover and operate normally. The expected response during short-circuit is for the unit to go to AR (auto restart) mode.



**Figure 42 –** InnoSwitch3-AQ and SR FET Drain Voltage. 30 V<sub>DC</sub>, Full Load-Short-Full Load, 105 °C Ambient. CH1: VQ1,VDS, 10 V / div. CH2: V<sub>IC1, VDS</sub>, 100 V / div. Time:  $20 \mu s$  / div.



**Figure 43 –** InnoSwitch3-AQ and SR FET Drain Voltage. 60 V<sub>DC</sub>, Full Load-Short-Full Load, 105 °C Ambient. CH1: VQ1,VDS, 10 V / div.

CH2: V<sub>IC1</sub>, v<sub>DS</sub>, 200 V / div. Time: 20 µs / div.











**Figure 45 –** InnoSwitch3-AQ and SR FET Drain voltage. 1000 V<sub>DC</sub>, Full Load-Short-Full Load, 105 °C ambient.

CH1: V<sub>Q1,VDS</sub>, 50 V / div. CH2: V<sub>IC1, VDS</sub>, 500 V / div. Time:  $20 \mu s / div$ .

11.2.2 Switching Waveforms at 25 °C Ambient Temperature

#### InnoSwitch3-AQ Drain Voltage and Current  $11.2.2.1$









## 11.2.2.2 SR FET Drain Voltage and Current



**Figure 50 –** SR FET Drain Voltage and Current. 30 V<sub>DC</sub>, 1.333 A Load. CH1: V<sub>DS</sub>, 10 V / div. CH2:  $I_D$ , 10 A / div. Time:  $10 \mu s$  / div.





CH2:  $I_D$ , 1 A / div. Time: 20  $\mu$ s / div.



CH1: V<sub>DS</sub>, 10 V / div. CH2:  $I_D$ , 10 A / div. Time:  $10 \mu s$  / div.









## 11.3 Load Transient Response

Output voltage waveform on the board was captured with dynamic load transient from 0% to 50% and 50% to 100%. The duration for the load states is set to 100 ms and the load slew rate is 100 mA /  $\mu$ s. The test is done at 105 °C ambient temperature.



**Table 11 –** Load Transient Response.









## 11.4 Output Ripple Measurements

#### 11.4.1 Ripple Measurement Technique

For DC output ripple measurements, a modified oscilloscope test probe must be utilized to reduce spurious signals due to pick-up. Details of the probe modification are provided in [Figure 62](#page-51-0) and [Figure 63](#page-51-1) below.

A CT2708 probe adapter is affixed with a 1  $\mu$ F / 50 V ceramic capacitor placed in parallel across the probe tip. A twisted pair of wires kept as short as possible is soldered directly to the probe and the output terminals.



<span id="page-51-0"></span>**Figure 62 –** Oscilloscope Probe Prepared for Ripple Measurement. (End Cap and Ground Lead Removed.)



**Figure 63 –** Oscilloscope Probe with Cal Test CT2708 BNC Adapter. (Modified with Wires for Ripple Measurement, and a Parallel Decoupling Capacitor Added.)

<span id="page-51-1"></span>

### 11.4.2 Output Voltage Ripple Waveforms

Output voltage ripple waveform at full load was captured at the output terminals using the ripple measurement probe with decoupling capacitor.

## 11.4.2.1 Output Voltage Ripple at 105 °C Ambient







## 11.4.2.2 Output Voltage Ripple at 25 °C Ambient



## 11.4.3 Output Ripple vs. Load

## 11.4.3.1 Output Ripple at 105 °C Ambient



**Figure 72 –** Output Ripple Voltage (105 °C Ambient).





11.4.3.2 Output Ripple at 25 °C Ambient





## **Diagnostic Circuit**

The diagnostic circuit was tested by applying the following signals and settings:

PSU\_CHECK: 3.3 V and 5 V







## 13 **Revision History**





## **For the latest updates, visit our website: www.power.com**

Reference Designs are technical proposals concerning how to use Power Integrations' automotive RDHP and DER in particular applications and/or with certain power modules. These proposals are "as is" and are not subject to any qualification process. The suitability, implementation and qualification are the sole responsibility of the end user. The statements, technical information and recommendations contained herein are believed to be accurate as of the date hereof. All parameters, numbers, values and other technical data included in the technical information were calculated and determined to our best knowledge in accordance with the relevant technical norms (if any). They may base on assumptions or operational conditions that do not necessarily apply in general. We exclude any representation or warranty, express or implied, in relation to the accuracy or completeness of the statements, technical information and recommendations contained herein. No responsibility is accepted for the accuracy or sufficiency of any of the statements, technical information, recommendations or opinions communicated and any liability for any direct, indirect or consequential loss or damage suffered by any person arising therefrom is expressly disclaimed.

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

## **Patent Information**

The products and applications illustrated herein (including transformer construction and circuits' external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at [www.power.com.](http://www.power.com/) Power Integrations grants its customers a license under certain patent rights as set forth at http://www.power.com/ip.htm.

Power Integrations, the Power Integrations logo, CAPZero, ChiPhy, CHY, DPA-Switch, EcoSmart, E-Shield, eSIP, eSOP, HiperPLC, HiperPFS, HiperTFS, InnoSwitch, Innovation in Power Conversion, InSOP, LinkSwitch, LinkZero, LYTSwitch, SENZero, TinySwitch, TOPSwitch, PI, PI Expert, SCALE, SCALE-1, SCALE-2, SCALE-3 and SCALE-iDriver, are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2019, Power Integrations, Inc.

**JAPAN**

**KOREA** RM 602, 6FL

159-6

Yokohama-shi,

Kanagawa 222-0033 Japan Phone: +81-45-471-1021 e-mail: japansales@power.com

Korea City Air Terminal B/D,

Samsung-Dong, Kangnam-Gu, Seoul, 135-728 Korea Phone: +82-2-2016-6610 e-mail: koreasales@power.com

## **Power Integrations Worldwide Sales Support Locations**

## **WORLD HEADQUARTERS**

5245 Hellyer Avenue San Jose, CA 95138, USA. Main: +1-408-414-9200 Customer Service: Worldwide: +1-65-635-64480 Americas: +1-408-414-9621 e-mail: usasales@power.com

## **CHINA (SHANGHAI)**

Rm 2410, Charity Plaza, No. 88, North Caoxi Road, Shanghai, PRC 200030 Phone: +86-21-6354-6323 e-mail: chinasales@power.com

## **CHINA (SHENZHEN)**

17/F, Hivac Building, No. 2, Keji Nan 8th Road, Nanshan District, Shenzhen, China, 518057 Phone: +86-755-8672-8689 e-mail: chinasales@power.com

**GERMANY** (AC-DC/LED Sales) Einsteinring 24 85609 Dornach/Aschheim Germany Tel: +49-89-5527-39100 e-mail: eurosales@power.com

**GERMANY** (Gate Driver Sales)

Tel: +49-2938-64-39990 e-mail: igbt-driver.sales@

HellwegForum 1 59469 Ense Germany

power.com

**INDIA**

India

#1, 14<sup>th</sup> Main Road Vasanthanagar Bangalore-560052

Phone: +91-80-4113-8020 e-mail: indiasales@power.com **ITALY** Via Milanese 20, 3rd. Fl. 20099 Sesto San Giovanni (MI) Italy Phone: +39-024-550-8701 e-mail: eurosales@power.com

Yusen Shin-Yokohama 1-chome Bldg. 1-7-9, Shin-Yokohama, Kohoku-ku

## **SINGAPORE**

51 Newton Road, #19-01/05 Goldhill Plaza Singapore, 308900 Phone: +65-6358-2160 e-mail: singaporesales@power.com

## **TAIWAN**

5F, No. 318, Nei Hu Rd., Sec. 1 Nei Hu District Taipei 11493, Taiwan R.O.C. Phone: +886-2-2659-4570 e-mail: taiwansales@power.com

## **UK**

Building 5, Suite 21 The Westbrook Centre Milton Road Cambridge CB4 1YG Phone: +44 (0) 7823-557484 e-mail: eurosales@power.com

